UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/392,034	09/08/1999	FERNANDO GONZALEZ	2269-6981.2US ((96-0723.0	9481
	7590 02/06/200 Γ, P.C./ MICRON TEC	EXAMINER		
P.O. BOX 2550			MAI, ANH D	
SALT LAKE CITY, UT 84110			ART UNIT	PAPER NUMBER
			2814	
			NOTIFICATION DATE	DELIVERY MODE
			02/06/2008	ELECTRONIC

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

USPTOMail@traskbritt.com

	Application No.	Applicant(s)				
	09/392,034	GONZALEZ ET AL.				
Office Action Summary	Examiner	Art Unit				
	Anh D. Mai	2814				
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply						
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).						
Status						
1) Responsive to communication(s) filed on						
	· · · · · · · · · · · · · · · · · · ·					
3) Since this application is in condition for allowan	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is					
closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.						
Disposition of Claims						
4)⊠ Claim(s) <u>1,3-22,24-27,31-40,42 and 43</u> is/are pending in the application.						
4a) Of the above claim(s) is/are withdrawn from consideration.						
5) Claim(s) is/are allowed.						
6)⊠ Claim(s) <u>1,3-22,24-27,31-40,42 and 43</u> is/are re	ejected.					
7) Claim(s) is/are objected to.	7) Claim(s) is/are objected to.					
8) Claim(s) are subject to restriction and/or	election requirement.					
Application Papers						
9) The specification is objected to by the Examiner.						
10)☐ The drawing(s) filed on is/are: a)☐ accepted or b)☐ objected to by the Examiner.						
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
Replacement drawing sheet(s) including the correction	on is required if the drawing(s) is obj	ected to. See 37 CFR 1.121(d).				
11)☐ The oath or declaration is objected to by the Exa	aminer. Note the attached Office	Action or form PTO-152.				
Priority under 35 U.S.C. § 119						
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 						
Attachment(s) 1) X Notice of References Cited (PTO-892)	A) Intonious Summare	(PTO_413)				
1) \(\subseteq \) Notice of References Cited (P10-892) 2) \(\subseteq \) Notice of Draftsperson's Patent Drawing Review (PTO-948)	4) ∭ Interview Summary Paper No(s)/Mail Da	ate				
3) Information Disclosure Statement(s) (PTO/SB/08) Paper No(s)/Mail Date 5) Notice of Informal Patent Application 6) Other:						

Art Unit: 2814

DETAILED ACTION

Status of the Claims

1. Amendment filed November 13, 2007 is acknowledged. Claims 1, 3, 4, 6, 7, 9, 10-16, 18, 19, 22, 24-26, 31, 35, 38, 42 and 43 have been amended. Claims 1, 3-22, 24-27, 31-40, 42 and 43 are pending.

Claim Objections

Claims 11, 42 and 43 is objected to because of the following informalities:
 With respect to claim 11, there is no antecedent basis for "the <u>pad</u> oxide layer", on line 7.
 With respect to claims 42 and 43, both claims recite the limitation of <u>heat treating</u> twice.
 Appropriate correction is required.

Specification

3. The amendment filed November 13, 2007 is objected to under 35 U.S.C. 132(a) because it introduces new matter into the disclosure. 35 U.S.C. 132(a) states that no amendment shall introduce new matter into the disclosure of the invention. The added material which is not supported by the original disclosure is as follows: neither the original claims nor the specification support for the added text. Paragraph [0051] "For example, etching may be performed using an etch recipe that etches the isolation film 36 and spacer 28 faster than the isolation structure

48 by a ratio in a of from about 1:1 to about 2:1 more specially, by a ratio of about 1.3:1 to about 1.7:1."

Art Unit: 2814

According to the amended specification, the isolation film 36 and spacer 28 are being etched faster than the isolation structure 48.

However, the isolation structure 48 **is** the combination of isolation film 36 and the spacer 28.

How can a layer being etched faster than itself?

Applicant is required to cancel the new matter in the reply to this Office Action.

Claim Rejections - 35 USC § 112

The following is a quotation of the first paragraph of 35 U.S.C. 112:

The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.

4. <u>All pending Claims</u> are rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the enablement requirement. The claim(s) contains subject matter which was not described in the specification in such a way as to enable one skilled in the art to which it pertains, or with which it is most nearly connected, to make and/or use the invention.

The amendment to the specification includes:

[0051] FIG. 8A illustrates the results of removal of reduced island 52. Reduced island 52 is preferably removed with an etch that is selective to isolation film 36 and spacer 28, leaving an isolation structure 48 that extends into and above isolation trench 32, forming a nail shaped structure having a head 54 extending above and away from isolation trench 32 upon an oxide layer 44. The future or current active area of semiconductor substrate 12, which may be at least partially covered over by head 54, is substantially prevented from a detrimental charge and current leakage by head 54. For example, etching may be performed using an etch recipe that etches the isolation film 36 and spacer 28 faster than the isolation structure 48 by a ratio in a of from about 1:1 to about 2:1 or more specially, by a ratio of about 1.3:1 to about 1.7:1.

Note that, the isolation structure 48 is the combination of the remaining of spacer 28 and isolation film 36, (Figs. 8A-B).

If the isolation film 36 and the spacer 28 are being **etched fast than** the isolation structure 48, **the T-shape isolation is ceased to exist**.

Therefore, the claimed invention fails to enable one skilled in the art to make and/or use the invention.

5. Claims 9, 10, 12 and 13 are rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the written description requirement. The claim(s) contains subject matter which was not described in the specification in such a way as to reasonably convey to one skilled in the relevant art that the inventor(s), at the time the application was filed, had possession of the claimed invention.

With respect to claims 9 and 10, there does not appear to be a written description of the claim limitation "removing material from the plurality of exposed areas at locations between adjacent portions of the plurality of spacers comprises etching the material using an etch that etches the conformal layer faster than the first dielectric layer by a ratio in a range from about 1:1 to about 2:1". (claim 9).

The limitation, claim 7, lines 13-14: "removing material from the plurality of exposed areas at locations between adjacent portions of the plurality of spacers" is directed to the etch that forms isolation trench.

By attaching the etch rate to the trench etch, Applicant has added new matter into the application. The specification is completely silent on the etch rate of semiconductor substrate.

With respect to claims 12 and 13, there does not appear to be a written description of the claim limitation "etching to form a second upper surface comprises etching using an etch recipe that etches the conformal layer faster than the first dielectric layer by a ratio in a range from about 1:1 to about 2:1" (claim 12) and "the ratio is in the range from about 1.3: 1to about 1.7:1" (claim 13) in the application as filed.

In claim 12, the limitation "etching to form a second upper surface" is the <u>etch that</u> removes the nitride layer 52, see Fig. 8A, page 15, lines 11-17.

It is well known in the art that in the etch that removes an nitride layer, the nitride material should and always be removed faster than the other layers, i.e., oxide layers. Secondly, the specification fails to support for how fast the etch rate should be.

Therefore, claims 12 and 13 contain subject matters that are not supported.

The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

6. The scope of claims 1, 7, 14, 18, 24-26, 31, 35, 38, 42 and 43 (all independent claims) are similar in nature.

Applicant is advised to cancel claims similar in scope for undue multiplicity. (See MPEP 2173.05 (n).

7. Claims 14-17 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

Art Unit: 2814

Claim 14 recites the limitation "the conformal second silicon dioxide layer" in line 27.

There is insufficient antecedent basis for this limitation in the claim.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

8. Claims 1, 3, 6-15, 17-19, 21, 22, 24-26, 35, 38, 42 and 43 are rejected under 35 U.S.C. 103(a) as being unpatentable over Omid-Zohoor (U.S. Patent No. 6,097,072) of record in view of Park et al. (U.S. Patent No. 5,858,858).

With respect to claim 1, Omid-Zohoor '072 teaches a method of forming a microelectronic structure substantially as claimed including:

forming a first dielectric layer (344) upon an oxide layer (340) over a semiconductor substrate (120);

selectively removing the first dielectric layer (344) to expose a plurality of areas of the oxide layer (340);

forming a second dielectric layer (352) over the first dielectric layer (344) and in contact with the plurality of exposed areas of the oxide layer (340);

Application/Control Number: 09/392,034

Art Unit: 2814

selectively removing the second dielectric layer (352) to form a plurality of spacers (356)

at peripheral edges of the plurality of exposed areas of the oxide layer in contact

Page 7

with lateral edges of the first dielectric layer (344);

removing a portion of material from the plurality of areas of the oxide layer at locations

between adjacent portions of the plurality of spacers (356) to form a plurality of

isolation trenches (360) extending into the semiconductor substrate (120);

depositing a conformal layer (364) in each isolation trench, the conformal layer extending

over remaining portions of the oxide layer in contact with a corresponding pair of

the spacers (356), wherein the depositing is carried out to the extent of filling each

isolation trench (360) and extending over the spacers (356) and over the first

dielectric layer (344) so as to define an upper surface contour of the conformal

layer (364);

removing portions of the conformal layer (364) overlying the remaining portions of the

oxide layer (340), the removing consisting essentially of planarizing the

conformal layer (364) at least to the first dielectric layer (344) and each spacer

(356) such that an upper surface for each isolation trench (376) is co-planar to the

other upper surfaces; and

wherein the conformal layer (364) comprises a material that is electrically insulative

extends continuously between and within the plurality of isolation trenches (360).

(See Figs. 3A-M).

Thus, Omid-Zohoor '072 is shown to teach all the features of the claim with the exception of forming a liner upon the sidewall of each isolation trench and heat treating the conformal layer.

However, Park teaches a method of forming a microelectronic structure including forming a liner (22) upon the sidewall of each isolation trench (20) to remove damage caused by the trench-etch. (See Fig. 5).

Therefore, it would have been obvious to one having ordinary skill in the art at the time of invention was made to form the liner upon the sidewall of each isolation trench of Omid-Zohoor '072 as taught by Park to remove the damage caused by the trench-etch.

Park further teaches the microelectronic is then heat treated to densify the conformal layer (24). (See col. 3, lines 46-48).

Therefore, it would have been obvious to one having ordinary skill in the art at the time of invention was made to densify the conformal layer of Omid-Zohoor '072 as taught by Park to decrease the etch rate of the conformal layer so that dishing is avoided. Moreover, the heat treating of the substrate is obviously fused the oxide layer (340), the liner (22), spacer (356) and conformal layer (364).

With respect to claim 3, forming the liner (22) upon the sidewall of each isolation trench of Park includes thermally grown oxide on the semiconductor substrate.

With respect to claim 6, the removing portions of the conformal layer (364) that overlie the remaining portions of the oxide layer of Omid-Zohoor comprises removing portions of the conformal layer (364) that overlie the remaining portions of the oxide layer by CMP. (See Fig. 3M, col. 4, 1l. 47-62).

With respect to claim 7, Omid-Zohoor '072 teaches a method of forming a microelectronic structure substantially as claimed including:

- forming a first dielectric layer (344) upon an oxide layer (340) over a semiconductor substrate (120);
- selectively removing the first dielectric layer (344) to expose a plurality of areas of the oxide layer (340);
- forming a second dielectric layer (352) over the first dielectric layer (344) in contact with the plurality of exposed areas of the oxide layer (340);
- selectively removing the second dielectric layer (352) to form a plurality of spacers (356) at peripheral edges of the plurality of exposed areas of the oxide layer (340) in contact with lateral edges of the first dielectric layer (344);
- removing a portion material from the plurality of areas of the oxide layer at locations between adjacent portion of the plurality of spacers to form a plurality of isolation trenches (360) extending into the semiconductor substrate (120);
- depositing a conformal layer (364) filling each the isolation trench (360), the conformal layer extending over the remaining portions of the oxide layer (340) in contact with the corresponding pair of the spacers (356), wherein the depositing is carried

out to the extent of filling each of the isolation trench (360) and extending over the spacers (356) and over the first dielectric layer (344) so as to define an upper surface contour of the conformal layer (364);

removing portions of the conformal layer that overlie the remaining portions of the oxide layer, the removing consisting essentially of planarizing the conformal layer (364) to form an upper surface for each of the isolation trench (360) that is co-planar to the other upper surfaces; and

wherein:

the conformal layer (364) comprises a material that is electrically insulative and extends continuously between and within the plurality of isolation trenches (360);

the conformal layer (364) and the spacers (356) form the upper surface for each isolation trench, each upper surface being formed from the conformal layer (364) and the spacer (356) and being situated above the oxide layer (340); and

the first dielectric layer (344) is in contact with at least a pair of the spacers (356) and the oxide layer (340). (See Figs. 3A-M).

Thus, Omid-Zohoor '072 is shown to teach all the features of the claim with the exception of rounding the top edge of each of the isolation trenches and heat treating the conformal layer.

However, Park teaches a method of forming a microelectronic structure including forming a liner (22) upon the sidewall of each isolation trench (20) to remove damage caused by the trench-etch. (See Fig. 5). Note that, the forming of the liner (22) by thermal oxidation of the substrate inherently rounding the top edges of the isolation trenches. This is well known in the art. See Wolf et al. of record.

Therefore, it would have been obvious to one having ordinary skill in the art at the time of invention was made to form the liner upon the sidewall of each isolation trench of Omid-Zohoor '072, thus rounding the top edges, as taught by Park to remove the damage caused by the trench-etch.

Park further teaches the microelectronic is then heat treated to densify the conformal layer (24). (See col. 3, lines 46-48).

Therefore, it would have been obvious to one having ordinary skill in the art at the time of invention was made to densify the conformal layer of Omid-Zohoor '072 as taught by Park to decrease the etch rate of the conformal layer so that dishing is avoided. Moreover, the heat treating of the substrate is obviously fused the oxide layer (340), the liner (22), spacer (356) and conformal layer (364).

With respect to claim 8, the method of Omid-Zohoor '072 further includes: removing the oxide layer (340) upon a portion of the surface of semiconductor substrate (120); (Fig. 3O); and forming a gate oxide layer (380) upon the portion of the surface of the semiconductor substrate. (See Fig. 3P).

With respect to claims 9 and 10, as best understood by Examiner, removing material from the plurality of exposed areas at locations between adjacent portions of the plurality of spacers (356) of Omid-Zohoor '072 to form the isolation trench includes etching the material using an etch that etches the semiconductor substrate faster than the trench mask layers.

With respect to claim 11, removing portions of the conformal layer (364) that overlie the remaining portions of oxide layer (340) of Omid-Zohoor '072 includes a chemical mechanical planarization, CMP, wherein the conformal layer (364), the spacers (356), and the first dielectric layer (344) form a planar first upper surface; (Fig. 3M); and etching to form a second upper surface situated above the pad oxide layer (340). (Fig. 3N).

With respect to claims 12 and 13, as best understood by the examiner, the etching to form a second upper surface of Omid-Zohoor '072 includes etching using an etch recipe that etches the first dielectric layer (344) faster than the conformal layer (364). (See Fig. 3N).

With respect to claim **14**, as best understood by Examiner, Omid-Zohoor '072 teaches a method of forming a microelectronic structure substantially as claimed including:

forming an oxide layer (340) upon a semiconductor substrate (120);

forming a silicon nitride layer (344) upon the oxide layer (340);

selectively removing the silicon nitride layer (344) to expose a plurality areas of the oxide layer (340);

Application/Control Number: 09/392,034

Art Unit: 2814

forming a first silicon dioxide layer (352) over the silicon nitride layer (344), and in contact with the plurality of exposed areas of the oxide layer (340);

selectively removing the first silicon dioxide layer (352) to form a plurality of spacers (356) at the peripheral edges of the plurality of exposed areas of the oxide layer in contact with the lateral edges of the silicon nitride layer (344);

Page 13

- removing a portion material from the plurality of areas at locations between adjacent portions of the plurality of spacers to form a plurality of isolation trenches (360) into the semiconductor substrate (120);
- forming a corresponding electrically active region below the termination of each isolation trench (360) within the semiconductor substrate;
- depositing a conformal layer second silicon dioxide layer (364) filling each isolation trench (360), the conformal second silicon dioxide layer within each isolation trench and extending over remaining potions of the oxide layer (340) in contact with a corresponding pair of the spacers (356), and the depositing is carried out to the extent of filling each isolation trench (360) and extending over the spacers (356) and the silicon nitride layer (344) so as to define an upper surface contour of the conformal second silicon dioxide layer (364); and
- removing portions of the conformal second silicon dioxide layer (364), the removing consisting essentially of planarizing the conformal second silicon dioxide layer (364) and the spacers (356) to form an upper surface for each isolation trench that is co-planar to the other upper surfaces, wherein an electrically insulative material

extends continuously between and within the plurality of isolation trenches. (See Figs. 3A-M).

Thus, Omid-Zohoor '072 is shown to teach all the features of the claim with the exception of forming a liner upon a sidewall of each isolation trench and heat treating the conformal layer.

However, Park teaches a method of forming a microelectronic structure including forming a liner (22) upon the sidewall of each isolation trench (20) to remove damage caused by the trench-etch. (See Fig. 5).

Therefore, it would have been obvious to one having ordinary skill in the art at the time of invention was made to form the liner upon the sidewall of each isolation trench of Omid-Zohoor '072 as taught by Park to remove the damage caused by the trench-etch.

Park further teaches the microelectronic is then heat treated to densify the conformal layer (24). (See col. 3, lines 46-48).

Therefore, it would have been obvious to one having ordinary skill in the art at the time of invention was made to densify the conformal layer of Omid-Zohoor '072 as taught by Park to decrease the etch rate of the conformal layer so that dishing is avoided. Moreover, the heat treating of the substrate is obviously fused the oxide layer (340), the liner (22), spacer (356) and conformal layer (364).

With respect to claim 15, the forming the liner (22) upon the sidewall of each isolation trench of Park includes thermally grown oxide upon the sidewall of the semiconductor substrate.

With respect to claim 17, the process of Omid-Zohoor '072 further includes: removing the oxide layer (340) upon a portion of the surface of the semiconductor substrate (120); (Fig. 3O); and

forming a gate oxide layer (380) upon the portion of the surface of semiconductor substrate (120). (See Fig. 3P).

With respect to claim 18, Omid-Zohoor '072 teaches a method of forming a microelectronic structure substantially as claimed including:

forming an oxide layer upon a semiconductor substrate (120);

forming polysilicon layer upon the oxide layer; (see col. 4, ll. 14-16);

forming a first dielectric layer (344) upon the polysilicon layer;

selectively removing the first dielectric layer (344) to expose a plurality of areas of the oxide layer;

forming a second dielectric layer (352) conformally over the polysilicon layer the first dielectric layer (344) and in contact with the plurality of exposed areas of the oxide layer;

selectively removing the second dielectric layer (352) to form a plurality of spacers (356) at the peripheral edges of the plurality of exposed areas of the oxide layer, in contact with lateral edges of the first dielectric layer (344);

Application/Control Number: 09/392,034

Art Unit: 2814

removing a portion of material from the plurality of areas of the oxide layer at locations between adjacent portions of the plurality of spacers (356) to form a plurality of isolation trenches (360) extending into and terminating within the semiconductor substrate (120);

Page 16

depositing a conformal third layer (364) filling each isolation trench (360), the conformal third layer extending over remaining portion of the oxide layer in contact with a corresponding pair of the spacers (356), wherein depositing is carried out to the extent of filling each isolation trench (360) and extending over the spacers (356) and over the first dielectric layer (344) so as to define an upper surface contour of the conformal third layer (364);

removing portions of the conformal third layer (364), the removing consisting essentially of planarizing the conformal third layer (364) to form an upper surface for each isolation trench that is co-planar to the other upper surface; and

wherein a material that is electrically insulative extends continuously between and within the plurality of isolation trenches; and wherein the microelectronic structure is defined at least in part by the plurality of spacers (356), the conformal third layer (364), and the plurality of isolation trench. (See Figs. 3A-M).

Thus, Omid-Zohoor '072 is shown to teach all the features of the claim with the exception of removing the polysilicon layer to expose plurality of areas of the oxide layer; rounding the top edge of each of the isolation trenches; and heat treating the conformal layer.

Page 17

Regarding the removing of polysilicon layer to expose the oxide layer, although Omid-Zohoor '072 does not explicitly disclose removing the polysilicon layer to expose the oxide layer.

However, Omid-Zohoor clearly teaches that a thin thermally-grown silicon oxide and a buffer polysilicon layer may be used for the pad oxide 340. (See col. 4, lines 14-16). Also, Omid-Zohoor clearly intended for the spacers (356) to be formed on the thermally-grown oxide layer (34). (See Figs. 3E-H).

Therefore, it would have been obvious to one having ordinary skill in the art at the time of invention to remove the first dielectric layer (344) and the polysilicon layer to expose the oxide layer as shown in Fig. 3E, without departing from the scope of Omid-Zohoor's invention, to form a T-shape isolation.

Further, Park teaches a method of forming a microelectronic structure including forming a liner (22) upon the sidewall of each isolation trench (20) to remove damage caused by the trench-etch. (See Fig. 5). Note that, the forming of the liner (22) by thermal oxidation of the substrate inherently rounding the top edges of the isolation trenches. This is well known in the art. See Wolf et al. of record.

Therefore, it would have been obvious to one having ordinary skill in the art at the time of invention was made to form the liner upon the sidewall of each isolation trench of Omid-Zohoor '072, thus rounding the top edges, as taught by Park to remove the damage caused by the trench-etch.

Park further teaches the microelectronic is then heat treated to densify the conformal layer (24). (See col. 3, lines 46-48).

Therefore, it would have been obvious to one having ordinary skill in the art at the time of invention was made to densify the conformal layer of Omid-Zohoor '072 as taught by Park to decrease the etch rate of the conformal layer so that dishing is avoided. Moreover, the heat treating of the substrate is obviously fused the oxide layer (340), the liner (22), spacer (356) and conformal layer (364).

With respect to claim 19, the removing portions of the conformal third layer (364) of Omid-Zohoor '072 includes removing portions of the conformal layer (364) by CMP.

With respect to claim 21, in view of Park, the rounding the top edges of each of the isolation trenches comprises forming a liner (22) upon the sidewall of the isolation trench (20), the liner (22) being confined preferentially within each isolation trench and extending from an interface thereof with the oxide layer (12A) to the termination of the isolation trench (20) within the semiconductor substrate, and wherein the conformal third layer is composed of electrically insulative material.

With respect to claim 22, the forming liner (22) upon the sidewall of each isolation trench of Park includes forming a thermally grown oxide upon the sidewall of the semiconductor substrate.

With respect to claim **24**, Omid-Zohoor '072 teaches a method of forming a microelectronic structure substantially as claimed including:

Art Unit: 2814

forming an oxide layer upon a semiconductor substrate (120);

forming polysilicon layer upon the oxide layer; (see col. 4, ll. 14-16);

forming a first dielectric layer (344) upon the polysilicon layer;

selectively removing the first dielectric layer (344) to expose a plurality of areas of the oxide layer;

forming a second dielectric layer (352) over the polysilicon layer, the first dielectric layer (344) and in contact with the plurality of exposed areas of the oxide layer;

selectively removing the second dielectric layer (352) to form a plurality of spacers (356) at the peripheral edges of the plurality of exposed areas of the oxide layer, in contact with the lateral edges of the first dielectric layer (344);

removing a plurality of material from the plurality of exposed areas of the oxide layer at locations between adjacent portions of the plurality of spacers to form a plurality of isolation trenches (360) extending into and terminating within the semiconductor substrate (120);

depositing a conformal third layer (364) filling each isolation trench (360), the conformal third layer extending over the remaining portions of the oxide layer in contact with a corresponding pair of the spacers (356), wherein the depositing is carried out to the extent of filling each isolation trench (360) and extending over the spacers (356) and over the first dielectric layer (344) so as to define an upper surface contour of the conformal third layer (364);

Art Unit: 2814

removing portions of the conformal layer (364), the removing consisting essentially of planarizing the conformal third layer (364) to form an upper surface for each isolation trench that is co-planar to the other upper surface;

wherein the conformal third layer (364) is an electrically insulative extends continuously between and within the plurality of isolation trenches;

wherein the upper surface of each isolation trench is formed from the conformal third layer (364), the spacers (356), and the first dielectric layer (344); and wherein the microelectronic structure is defined at least in part by the plurality of spacers (356), the conformal third layer (364), and the plurality of isolation trench. (See Figs. 3A-M).

Thus, Omid-Zohoor '072 is shown to teach all the features of the claim with the exception of explicitly disclosing removing the polysilicon layer to expose plurality of areas of the oxide layer; rounding the top edge of each of the isolation trenches; and heat treating the conformal layer.

Regarding the removing of polysilicon layer to expose the oxide layer, although Omid-Zohoor '072 does not explicitly disclose removing the polysilicon layer to expose the oxide layer. However, Omid-Zohoor clearly teaches that a thin thermally-grown silicon oxide and a buffer polysilicon layer may be used for the pad oxide 340. (See col. 4, lines 14-16). Also, Omid-Zohoor clearly intended for the spacers (356) to be formed on the thermally-grown oxide layer (34). (See Figs. 3E-H).

Therefore, it would have been obvious to one having ordinary skill in the art at the time of invention to remove the first dielectric layer (344) and the polysilicon layer to expose the oxide layer as shown in Fig. 3E, without departing from the scope of Omid-Zohoor's invention, to form a T-shape isolation.

Further, Park teaches a method of forming a microelectronic structure including forming a liner (22) upon the sidewall of each isolation trench (20) to remove damage caused by the trench-etch. (See Fig. 5). Note that, the forming of the liner (22) by thermal oxidation of the substrate inherently rounding the top edges of the isolation trenches. This is well known in the art. See Wolf et al. of record.

Therefore, it would have been obvious to one having ordinary skill in the art at the time of invention was made to form the liner upon the sidewall of each isolation trench of Omid-Zohoor '072, thus rounding the top edges, as taught by Park to remove the damage caused by the trench-etch.

Park further teaches the microelectronic is then heat treated to densify the conformal layer (24). (See col. 3, lines 46-48).

Therefore, it would have been obvious to one having ordinary skill in the art at the time of invention was made to densify the conformal layer of Omid-Zohoor '072 as taught by Park to decrease the etch rate of the conformal layer so that dishing is avoided. Moreover, the heat treating of the substrate is obviously fused the oxide layer (340), the liner (22), spacer (356) and conformal layer (364).

Art Unit: 2814

With respect to claim **25**, as best understood by Examiner, Omid-Zohoor '072 teaches a method of forming a microelectronic structure substantially as claimed including:

forming an oxide layer upon a semiconductor substrate (120);

forming polysilicon layer upon the oxide layer; (see col. 4, ll. 14-16);

forming a first dielectric layer (344) upon the polysilicon layer;

selectively removing the first dielectric layer (344) to expose a plurality of areas of the oxide layer;

forming a second dielectric layer (352) over the first dielectric layer (344) and in contact with the plurality of exposed areas of the oxide layer;

selectively removing the second dielectric layer (352) to form a plurality of spacers (356) at peripheral edges of the plurality of exposed areas of the oxide layer in contact with the lateral edges of the first dielectric layer (344);

removing a portion of material from the plurality of exposed areas of the oxide layer at locations between adjacent portions of the plurality of spacers (356) to form a plurality of isolation trenches (360) extending into and terminating within the semiconductor substrate (120);

depositing a conformal third layer (364) filling each isolation trench (360), the conformal third layer extending over the remaining portions of the oxide layer in contact with a corresponding pair of the spacers (356), wherein the depositing is carried out to the extend of filling each isolation trench (360) and extending over the spacers (356) and over the first dielectric layer (344) so as to define an upper surface contour of the conformal third layer (364);

Art Unit: 2814

removing portions of the conformal third layer (364) overlying the remaining portions of the oxide layer, the removing consisting essentially of planarizing the conformal third layer (364) to form an upper surface for each isolation trench that is coplanar to the other upper surface;

- exposing the oxide layer (340) upon a portion of the surface of the semiconductor substrate (120);
- forming a gate oxide layer (380) upon the portion of the surface of the semiconductor substrate (120);
- forming between the plurality of isolation trenches, and confined in the space therebetween, a layer composed of polysilicon upon the oxide layer in contact with the pair of the spacers (356);
- selectively removing the conformal third layer (364), the spacers (356) and the layer composed of polysilicon to form a portion of at least one of the upper surfaces; and
- wherein a material that is electrically insulative (364) extends continuously between and within the plurality of isolation trenches. (See Fig. 3A-M).

With respect to the removing the polysilicon layer to expose the oxide layer, rounding the top edge of each isolation trenches and the heat treating, the similar reason as that of claims 18 and 24 is also applied here.

Art Unit: 2814

With respect to claim **26**, Omid-Zohoor '072 teaches a method of forming a microelectronic structure substantially as claimed including:

forming an oxide layer upon a semiconductor substrate (120);

forming polysilicon layer upon the oxide layer; (see col. 4, ll. 14-16);

forming a first dielectric layer (344) upon the polysilicon layer;

selectively removing the first dielectric layer (344) to expose a plurality of areas of the oxide layer;

forming a second dielectric layer (352) over the polysilicon layer and the first dielectric layer (344) and in contact with the plurality of exposed areas of the oxide layer; selectively removing the second dielectric layer (352) to form a plurality of spacers (356) at the edges of the plurality of exposed areas of the oxide layer in contact with lateral edges of the first dielectric layer (344);

- removing material from the plurality of exposed areas of the oxide layer at locations between adjacent portions of the plurality of spacers (356) to form a plurality of isolation trenches (360) extending into and terminating within the semiconductor substrate (120);
- depositing a conformal third layer (364) filling each isolation trench (360), the conformal third layer extending over the remaining portions of the oxide layer in contact with a corresponding pair of the spacers (356), wherein the depositing is carried out to the extend of filling each isolation trench (360) and extending over the spacers (356) and over the first dielectric layer (344) so as to define an upper surface contour of the conformal layer (364);

Art Unit: 2814

removing portions of the conformal third layer (364) overlying the remaining portions of the oxide layer, the removing consisting essentially of planarizing the conformal third layer (364) to form therefrom an upper surface for each isolation trench that is co-planar to the other upper surface using an etch recipe that etches the conformal third layer (364) and the spacers (356) faster than the first dielectric layer (344) by a ratio of from about 1:1 to about 2:1;

wherein a material that is electrically insulative (364) extends continuously between and within the plurality of isolation trenches; and

wherein the microelectronic structure is defined at least in part by the plurality of spacers (356), the conformal third layer (364) and the plurality of isolation trenches. (See Figs. 3A-M).

With respect to removing the polysilicon layer to expose the oxide layer, rounding the top edge of each isolation trenches and the heat treating, the similar reason as that of claims 18 and 24 is also applied here.

Regarding the etch ratio in the range from about 1:1 to about 2:1, since the etch of Omid-Zohoor results in a planar surface, Fig. 3M, the etch ratio is at least 1:1.

With respect to claim **35**, Omid-Zohoor teaches a method of forming a microelectronic structure substantially similar as claimed including:

forming a polysilicon layer upon an oxide layer overlying a semiconductor substrate (120); (col. 4, ll.14-16);

Art Unit: 2814

forming a first layer (344) upon the polysilicon layer;

selectively removing the first layer (344) to expose a plurality of areas of the oxide layer; forming a plurality of isolation trenches (360) through the exposed oxide layer at the plurality of areas, wherein an electrically insulative material (364) extends continuously between and within the plurality of isolation trenches, each isolation trench (360):

having a spacer (356) composed of a dielectric material upon the oxide layer (340) in contact with the first layer (344) and the polysilicon layer;

extending from an opening thereto at the top surface of the semiconductor substrate and below the oxide layer into and terminating within the semiconductor substrate adjacent to and below the spacer;

having a second layer (364) filling the isolation trench (360) and extending above the oxide layer in contact with the spacer (356), wherein the filling is performed by depositing the second layer, and depositing is carried out to the extent of filling each isolation trench (360) and extending over the spacers (356) and over the first layer (344)so as to define an upper surface contour of the second layer; and having a planar upper surface formed from the second layer (364) and the spacer (356) and being situated above the oxide layer, wherein the planar upper surface is formed by substantially simultaneously

Art Unit: 2814

subjecting the entire upper surface contour of the second layer to planarizing process; and

wherein the microelectronic structure is defined at least in part by the plurality of spacers (356), the second layer (364), and the plurality of isolation trenches (360). (See Figs. 3A-M).

Regarding the removing of the polysilicon layer to expose a plurality of areas of the oxide layer and the heat treating of the second layer, the same reasons as that of claim 18 and 24 also apply here.

With respect to claim **38**, Omid-Zohoor '072 teaches a method for forming a microelectronic structure substantially as claimed including:

forming a first layer (344) upon an oxide layer (340) overlying a semiconductor substrate (120);

selectively removing the first layer (344) to expose a plurality of areas of the oxide layer (340);

forming a plurality of isolation trenches (360) through the oxide layer (340) at the plurality of areas, wherein an electrically insulative material (364) extends continuously between and within the plurality of isolation trench, each isolation trench (360):

having a spacer (356) composed of dielectric material upon the oxide layer (340) in contact with the first layer (344);

Application/Control Number: 09/392,034

Art Unit: 2814

extending from an opening thereto at top surface of the semiconductor substrate (120) and below the oxide layer (340) into and terminating within the semiconductor substrate adjacent to and below the spacer (356);

Page 28

having a second layer (364) filling the isolation trench (360) and extending above the oxide layer (340) in contact with the spacer (356), wherein the filling is performed by depositing the second layer (364), and the depositing is carried out to the extend of filling each isolation trench and extending over the spacer (356) and over the first layer (344); so as to define an upper surface contour of the second layer (364); and

having a planar upper surface formed from the second layer (364) and the spacer (356) and being situated above the oxide layer (340), wherein the planar upper surface is formed by removing portions of second layer, the removing consisting essentially of planarizing the entire upper surface contour of the second layer (364); and

wherein the microelectronic structure is defined at least in part by the plurality of spacers (356), the second layer (364), and the plurality of isolation trenches. (See Figs. 3A-M).

Thus, Omid-Zohoor '072 is shown to teach all the features of the claim with the exception of an electrically insulative material extends continuously between and within the plurality of isolation trench without filling the plurality of isolation trenches and heat treating of the second layer.

However, Park teaches a method of forming a microelectronic structure including forming a liner (22) upon the sidewall of each isolation trench (20) to remove damage caused by the trench-etch, thus the electrically insulative material (12A/22) extends continuously between and within the plurality of the isolation trenches without filling the plurality of the isolation trenches. (See Fig. 5).

Therefore, it would have been obvious to one having ordinary skill in the art at the time of invention was made to form the liner upon the sidewall of each isolation trench of Omid-Zohoor '072 as taught by Park to remove the damage caused by the trench-etch.

Park further teaches the microelectronic is then heat treated to densify the conformal layer (24). (See col. 3, lines 46-48).

Therefore, it would have been obvious to one having ordinary skill in the art at the time of invention was made to densify the conformal layer of Omid-Zohoor '072 as taught by Park to decrease the etch rate of the conformal layer so that dishing is avoided. Moreover, the heat treating of the substrate is obviously fused the oxide layer (340), the liner (22), spacer (356) and conformal layer (364).

With respect to claim **42**, Omid-Zohoor '072 teaches a method for forming a microelectronic structure substantially similar as claimed including:

forming a polysilicon layer upon an oxide layer overlying a semiconductor substrate (120); (col. 4, ll. 14-16);

forming a first layer (344) upon the polysilicon layer;

Art Unit: 2814

forming a first isolation structure including:

a first spacer (356) composed of a dielectric material upon the oxide layer in contact with the first layer (344) and the polysilicon layer;

- a first isolation trench (360) extending into and terminating within the semiconductor substrate adjacent to and below the first spacer (356), wherein the first spacer is situated on a side of the first isolation trench, and wherein the first isolation trench has a top edge; and
- a second spacer (356) composed of a dielectric material upon the oxide layer in contact with the first layer, the second spacer being situated on a side of the first isolation trench opposite the side of the first spacer;

forming a second isolation structure including:

- a first spacer (356) composed of a dielectric material upon the oxide layer in contact with the first layer (344) and the polysilicon layer;
- a first isolation trench (360) extending from into and terminating within the semiconductor substrate adjacent to and below the first spacer (356), wherein the first spacer is situated on a side of the first isolation trench, and wherein the first isolation trench has a top edge; and
- a second spacer (356) composed of a dielectric material upon the oxide layer in contact with the first layer, the second spacer of the second isolation structure being situated on a side of the first isolation trench opposite the side of the first spacer of the second isolation structure;

Art Unit: 2814

forming an active area located within the semiconductor substrate (12) between the first and second isolation structures (360);

depositing a conformal second layer (364), the conformal layer (364) filling the first and second isolation trenches and extending continuously over the remaining portions of the oxide layer in contact with the first and second spacers (356) of the respective first and second isolation structures (360), the depositing is carried out to the extent of filling each isolation trenches and extending over the spaces (356) and the first layer (344) so as to define an upper surface contour of the conformal second layer (364); planarizing portions of the upper surface contour of the conformal second layer; forming a planar upper surface from the conformal second layer (364) and the first and second spacers (356) of the respective first and second isolation structures and being situated above the oxide layer;

wherein the microelectronic structure is defined at least in part by the active area, the conformal second layer (364), and the first and second isolation trenches. (See Figs. 3A-M).

Regarding the rounding the top edges of the trenches and heat treating of the conformal second layer, the same reasons as that of Claim 1 is also applied here.

With respect to claim **43**, Omid-Zohoor teaches a method for forming a microelectronic structure substantially similar as claimed including:

Art Unit: 2814

forming a first layer (344) upon an the oxide layer (340) overlying a semiconductor substrate (120);

forming a first isolation structure (360) including:

- a first spacer (356) composed of a dielectric material upon the oxide layer (340) in contact with the first layer (344);
- a first isolation trench (360) extending into and terminating within the semiconductor substrate adjacent to and below the first spacer (356), wherein the first spacer is situated on a side of the first isolation trench, and wherein the first isolation trench has a top edge; and
- a second spacer (356) composed of a dielectric material upon the oxide layer (340) in contact with the first layer, the second spacer being situated on a side of the first isolation trench opposite the side of the first spacer;

forming a second isolation structure (360) including:

- a first spacer (356) composed of a dielectric material upon the oxide layer in contact with the first layer (344);
- a first isolation trench (360) extending into and terminating within the semiconductor substrate adjacent to and below the first spacer (356), wherein the first spacer of the second isolation structure is situated on a side of the first isolation trench, and wherein the first isolation trench has a top edge; and a second spacer (356) composed of a dielectric material upon the oxide layer (340) in contact with the first layer, the second spacer of the second isolation

structure being situated on a side of the first isolation trench opposite the side of the first spacer of the second isolation structure;

forming an active area located within the semiconductor substrate between the first and second isolation structures;

depositing a conformal second layer (364), comprising an electrically insulative material, to fill the first and second isolation trenches (360) and extending continuously over the remaining portions of the oxide layer (340) in contact with the first and second spacers (356) of the respective first and second isolation structures, wherein the depositing is carried out to the extent of filling each isolation trench and extending over the spaces (356) and the first layer (344) so as to define an upper surface contour of the conformal second layer (364);

planarizing the conformal second layer (364) and the first and second spacers (356) of the respective first and second isolation structures to form a planar upper surface. (See Figs. 3A-M).

Regarding the rounding the top edges of the trenches and heat treating of the conformal second layer, the same reasons as that of Claim 1 is also applied here.

9. Claims 31-34 are rejected under 35 U.S.C. 103(a) as being unpatentable over Omid-Zohoor '072 in view of Poon et al. (US Patent No. 5,387,540) of record and Park '858.

With respect to claim **31**, as best understood by examiner, Omid-Zohoor '072 teaches a method of forming a microelectronic structure substantially as claimed including:

forming a pad oxide layer upon a semiconductor substrate (120);

Application/Control Number: 09/392,034

Art Unit: 2814

forming polysilicon layer upon the oxide layer; (see col. 4, ll. 14-16);

forming a silicon nitride layer (344) upon the polysilicon layer;

selectively removing the silicon nitride layer (344) to expose a plurality of areas of the pad oxide layer;

Page 34

- forming a first silicon dioxide layer (352) over the silicon nitride layer (344) and in contact with the exposed oxide layer at the plurality of exposed areas of the oxide layer;
- selectively removing the first silicon dioxide layer (352) to form a plurality of spacers (356) at peripheral edges of the plurality of exposed areas of the oxide layer in contact with the lateral edges of the silicon nitride layer (344) and the polysilicon layer;
- removing a portion of material from the plurality of exposed areas at locations between adjacent portions of the plurality of spacers (356) to form a plurality a plurality of isolation trenches (360) extending into and terminating within the semiconductor substrate (120), wherein each isolation trench of the plurality of isolation trenches is adjacent to and below a pair of the spacers (356) and is situated at a corresponding area of the plurality of areas;
- depositing a conformal second layer (364) filling each isolation trench (360), the conformal second layer extending over the remaining portions of the pad oxide layer in contact with a corresponding pair of the spacers (356), wherein the depositing is carried out to the extend of filling each isolation trench (360) and

Art Unit: 2814

extending over the spacers (356) and over the silicon nitride layer (344) so as to define an upper surface contour of the conformal second layer (364); removing a portions of the conformal second layer (364), the removing consisting essentially of planarizing the conformal second layer (364) and each of the spacers (356) to form an upper surface for each isolation trench that is co-planar to the other upper surface and is situated above the pad oxide layer (340); and wherein a material that is electrically insulative (364) extends continuously between and within the plurality of isolation trenches. (See Figs. 3A-M).

Thus, Omid-Zohoor '072 is shown to teach all the features of the claim with the exception of removing the polysilicon layer to expose the oxide layer, forming a corresponding doped region below the termination of each isolation trench, forming a liner upon the sidewall of each isolation trench and heat treating of the conformal second layer.

Regarding the removing of polysilicon layer to expose the oxide layer, although Omid-Zohoor '072 does not explicitly disclose removing the polysilicon layer to expose the oxide layer. However, Omid-Zohoor clearly teaches that a thin thermally-grown silicon oxide and a buffer polysilicon layer may be used for the pad oxide 340. (See col. 4, lines 14-16). Also, Omid-Zohoor clearly intended for the spacers (356) to be formed on the thermally-grown oxide layer (34). (See Figs. 3E-H).

Therefore, it would have been obvious to one having ordinary skill in the art at the time of invention to remove the first dielectric layer (344) and the polysilicon layer to expose the

Art Unit: 2814

oxide layer as shown in Fig. 3E, without departing from the scope of Omid-Zohoor's invention, to form a T-shape isolation.

Regarding the doped region and the liner, Poon teaches a method of forming a microelectronic structure including: forming a corresponding doped region (30) below the termination of each isolation trench (22) within the semiconductor substrate (12); and forming liner (28) upon the sidewall of each isolation trench, the formation of the liner (28) inherently results in rounding of the top edge of the isolation trench. (See Figs. 3-4).

Therefore, it would have been obvious to one having ordinary skill in the art at the time of invention to form the corresponding doped region below the termination of each isolation trench and the liner upon the sidewall of each isolation trench of Omid-Zohoor '072 as taught by Poon to prevent field inversion and to remove the damage caused by the trench-etch. These are well known in the art. See Wolf et al...

Regarding the heat treatment, Park further teaches the method of forming a microelectronic structure including a heat treated to densify the conformal second layer (24). (See col. 3, lines 46-48).

Therefore, it would have been obvious to one having ordinary skill in the art at the time of invention was made to densify the conformal layer of Omid-Zohoor '072 as taught by Park to decrease the etch rate of the conformal layer so that dishing is avoided. Moreover, the heat treating of the substrate is obviously fused the oxide layer (340), the liner (22), spacer (356) and conformal layer (364).

Art Unit: 2814

With respect to claim 32, in view of Poon and Park, each liner is a thermally grown oxide of the semiconductor substrate and the conformal second layer (364) is composed of an electrically insulative material.

With respect to claim 33, in view of Poon, the liner is also composed of silicon nitride (50) and the conformal second layer of Omid-Zohoor or Poon or Park is composed of an electrically insulative material.

With respect to claim 34, the method of Omid-Zohoor further comprises: exposing the oxide layer (340) upon a portion of the surface of the semiconductor substrate (120);

forming a gate oxide layer (380) upon the portion of the surface of the semiconductor substrate (120); forming between the plurality of isolation trenches (360), and confined in the space therebetween, a layer composed of polysilicon (384) upon the gate oxide layer (380) in contact with the pair of the spacers (356); and selectively removing the layer composed of polysilicon (384) to form a portion of at least one of the upper surfaces. (See Fig. 3Q).

10. Claims 4, 5, 16 and 20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Omid-Zohoor '072 and Park '858 as applied to claims 1, 14, 18, above, and further in view of Poon '540.

With respect to claim 4, Omid-Zohoor and Park are shown to teach all the features of the claim with the exception of explicitly forming the liner upon the sidewall of the isolation trench by deposition.

Page 38

However Poon teaches a method of forming a microelectronic structure including forming a liner upon the sidewall of the isolation trench (22) including depositing a composition of matter (50).

Therefore, it would have been obvious to one having ordinary skill in the art at the time of invention was made to form a liner upon the sidewall of the isolation trench of Omid-Zohoor including deposition of a composition of matter as taught by Poon to improve the reliability of the device.

With respect to claims 5 and 20, Omid-Zohoor '072 is shown to teach all the features of the claim with the exception of further includes forming a doped region below the termination of each isolation trench.

However, Poon teaches further forming a doped region (30) below the termination of each isolation trench (22) within the semiconductor substrate (12). (See Fig. 4).

Therefore, it would have been obvious to one having ordinary skill in the art at the time of invention to further form a doped region below the termination of each isolation trench within the semiconductor substrate of Omid-Zohoor as taught by Poon to prevent the field inversion.

With respect to claim 16, in view of Poon, the liner upon the sidewall of each isolation comprises forming a liner composed of silicon nitride.

11. Claim 27 is rejected under 35 U.S.C. 103(a) as being unpatentable over Omid-Zohoor '072 and Park as applied to claim 26 above, and further in view of Miyashita et al. (U.S. Patent No. 6,069,083) of record.

Omid-Zohoor teaches planarizing the conformal third layer (364) by an etch using an etch recipe that etches the conformal third layer (364) and the spacers (356) faster than the first dielectric layer (344).

Thus, Omid-Zohoor is shown to teach all the features of the claim with the exception of explicitly utilizing an ratio in the range from about 1.3:1 to about 1.7:1.

However, Miyashita teaches planarizing the conformal layer (6) by an etch using an etch recipe that etches the conformal layer (6) faster than the first dielectric layer (2) by a ratio in a range from about 1 (1:1) to about 3 (3:1), which encompasses the claimed range (1.3:1 to 1.7:1).

Note that the specification contains <u>no disclosure</u> of either the *critical nature of the claimed etch ratios* of any unexpected results arising therefrom. Where patentability is aid to based upon particular chosen dimension or upon another variable recited in a claim, the Applicant must show that the chosen dimension are critical. *In re Woodruff*, 919 F.2d 1575, 1578, 16 USPQ2d 1934, 1936 (Fed. Cir. 1990).

Therefore, it would have been obvious to one having ordinary skill in the art at the time of invention was made to planarize the conformal third layer of Omid-Zohoor '072 utilizing an etch ratio as taught by Miyashita to form a planar upper surface of the microelectronic structure.

Art Unit: 2814

12. Claims 36-37, 39 and 40 are rejected under 35 U.S.C. 103(a) as being unpatentable over Omid-Zohoor '072 and Park '858 as applied to claims 35 and 38 above, and further in view of Wolf *Silicon Processing for the VLSI Era*, Vol. 2, pp. 54-55, all of record.

With respect to claims 36 and 39, Omid-Zohoor '072 is shown to teach all the features of the claim with the exception of further includes doping the semiconductor substrate below each isolation trench with a dopant.

However, Wolf, from Fig. 2-37, page 54, teaches forming of trench isolation including: doping the semiconductor substrate with a dopant having a first conductivity type (n); doping the semiconductor substrate below each isolation trench with a dopant having a

second conductivity type (p) opposite the first conductivity type (n) to form a doped trench bottom that is below and in contact with a respective one isolation trench.

Therefore, it would have been obvious to one having ordinary skill in the art at the time of invention to further form a doped region in the substrate below each isolation trench of Omid-Zohoor as taught by Wolf to prevent the field inversion.

With respect to claims 37 and 40, the doped trench bottom of Wolf has a width, each isolation trench has a width, and the width of each doped trench bottom is greater than that of the respective isolation trench. (See Fig. 2-37).

Response to Arguments

13. Applicant's arguments with respect to amended claims have been considered but are moot in view of the new ground(s) of rejection.

Art Unit: 2814

Conclusion

14. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Anh D. Mai whose telephone number is (571) 272-1710. The examiner can normally be reached on 8:00AM-5:00PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Wael Fahmy can be reached on (571) 272-1705. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 2814

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/Anh D. Mai/ Primary Examiner, Art Unit 2814